

# TPSM83100 and TPSM83101 1.5A Output Current, Buck-Boost MicroSiP™ Power Module with Integrated Inductor

## 1 Features

- 1.6V to 5.5V input voltage range
  - Device input voltage > 1.65V for start-up
- 1.2V to 5.5V output voltage range
  - 1.0V  $V_{OUT}$  is supported in PFM mode
- High output current capability, 3A peak switch current
  - 1.5A  $I_{OUT}$  for  $V_{IN} \geq 3V$ ,  $V_{OUT} = 3.3V$
  - 1.2A  $I_{OUT}$  for  $V_{IN} \geq 2.7V$ ,  $V_{OUT} = 3.3V$
- Active output discharge (TPSM83101 only)
- High efficiency over the entire load range
  - 8 $\mu$ A typical quiescent current
  - Automatic power save mode and forced PWM mode
- Peak current buck-boost mode architecture
  - Seamless mode transition
  - Forward and reverse current operation
  - Start-up into pre-biased outputs
  - Fixed-frequency operation with 2MHz switching
- Safety and robust operation features
  - Overcurrent protection and short-circuit protection
  - Integrated soft start with active ramp adoption
  - Overtemperature protection and overvoltage protection
  - True shutdown function with load disconnection
  - Forward and backward current limit
- Small solution size
  - MicroSiP™ power module with integrated inductor
  - 2.0mm × 2.6mm × 1.2mm(max) 8-pin  $\mu$ SiP package

## 2 Applications

- Voltage stabilizer (datacom, [optical modules](#), cooling/heating)
- System pre-regulator ([smartphone](#), [tablet](#), terminal, [telematics](#))
- Point-of-load regulation (wired sensor, [port/cable adapter](#), and [dongle](#))
- Fingerprint, camera sensors ([electronic smart lock](#), [IP network camera](#))

## 3 Description


The TPSM83100 and TPSM83101 are constant frequency peak current mode control buck-boost MicroSiP™ power modules optimized for small solution size and high efficiency. The power modules integrate an inductor to simplify design, reduce external components and save PCB area. They have a 3A peak current limit (typical) and 1.6V to 5.5V input voltage range. The TPSM83100 and TPSM83101 provide a power supply solution for system pre-regulators and voltage stabilizers.

Depending on the input voltage, the TPSM83100 and TPSM83101 automatically operate in boost, buck, or in 3-cycle buck-boost mode when the input voltage is approximately equal to the output voltage. The transitions between modes happen at a defined duty cycle and avoid unwanted toggling within the modes to reduce output voltage ripple. 8 $\mu$ A quiescent current and power save mode enable the highest efficiency up to light to no-load conditions.


### Package Information

Part Number	Package (1)	Body Size (NOM)
TPSM83100	$\mu$ SiP (8)	2.0mm × 2.6mm
TPSM83101		

- (1) For all available packages, see the orderable addendum at the end of the data sheet.



**Typical Application**



**Efficiency vs Output Current ( $V_{OUT} = 3.3V$ )**




## Table of Contents

<b>1 Features</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>10</b>
<b>2 Applications</b> .....	<b>1</b>	8.1 Application Information.....	10
<b>3 Description</b> .....	<b>1</b>	8.2 Typical Application.....	10
<b>4 Device Comparison Table</b> .....	<b>3</b>	8.3 Power Supply Recommendations.....	16
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.4 Layout.....	16
<b>6 Specifications</b> .....	<b>4</b>	<b>9 Device and Documentation Support</b> .....	<b>17</b>
6.1 Absolute Maximum Ratings.....	4	9.1 Device Support .....	17
6.2 ESD Rating.....	4	9.2 Receiving Notification of Documentation Updates....	17
6.3 Recommended Operating Conditions.....	4	9.3 Support Resources.....	17
6.4 Thermal Information.....	4	9.4 Trademarks.....	17
6.5 Electrical Characteristics .....	5	9.5 Electrostatic Discharge Caution.....	17
<b>7 Detailed Description</b> .....	<b>6</b>	9.6 Glossary.....	17
7.1 Overview.....	6	<b>10 Revision History</b> .....	<b>17</b>
7.2 Functional Block Diagram.....	6	<b>11 Mechanical, Packaging, and Orderable</b>	
7.3 Feature Description .....	6	<b>Information</b> .....	<b>19</b>
7.4 Device Functional Modes.....	9		

## 4 Device Comparison Table

Part Number	Output Discharge
TPSM83100	No
TPSM83101	Yes

## 5 Pin Configuration and Functions



**Figure 5-1. 8-Pin  $\mu$ SiP package (Top View)**

**Table 5-1. Pin Functions**

PIN		I/O <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
VIN	1	PWR	Supply input voltage
GND	2	PWR	Power ground
GND	3	PWR	Power ground
VOUT	4	PWR	Power stage output
FB	5	I	Voltage feedback. Sensing pin
GND	6	PWR	Power ground
MODE	7	I	PFM/PWM selection. Set low for power save mode, set high for forced PWM. It must not be left floating.
EN	8	I	Device enable. Set high to enable and low to disable. It must not be left floating.

(1) PWR = power, I = input

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
$V_I$	Input voltage ( $V_{IN}$ , $V_{OUT}$ , EN, FB, MODE) <sup>(2)</sup>	−0.3	6.0	V
$V_I$	Input voltage for less than 10 ns	−0.3	7.0	V
$T_J$	Operating junction temperature	−40	150	°C
$T_{stg}$	Storage temperature	−65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values are with respect to network ground terminal, unless otherwise noted.

### 6.2 ESD Rating

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
		Charged-device model (CDM), per JEDEC specification JS-002 <sup>(2)</sup>	± 500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating junction temperature (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$V_I$	Supply voltage		1.6		5.5	V
$V_O$	Output voltage		1.2		5.5	V
$C_I$	Input effective capacitance	$V_I = 1.6 \text{ V to } 5.5 \text{ V}$	4.2			μF
$C_O$	Output effective capacitance	$1.2 \text{ V} \leq V_O \leq 3.6 \text{ V}$ , nominal value at $V_O = 3.3 \text{ V}$	10.4	16.9	330	μF
		$3.6 \text{ V} < V_O \leq 5.5 \text{ V}$ , nominal value at $V_O = 5 \text{ V}$	7.95	10.6	330	μF
$T_J$	Operating junction temperature range		−40		125	°C

### 6.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

THERMAL METRIC		TPSM83100 TPSM83101	TPSM83100 TPSM83101	UNIT
		μSiP-8 PINS	μSiP-8 PINS	
		Standard	EVM	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	100	48.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	42.2	N/A	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	33.2	N/A	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	N/A	N/A	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	32.2	24.5	°C/W

## 6.5 Electrical Characteristics

Over operating junction temperature range and recommended supply voltage range (unless otherwise noted). Typical values are at  $V_I = 3.8\text{ V}$ ,  $V_O = 3.3\text{ V}$  and  $T_J = 25^\circ\text{C}$  (unless otherwise noted).

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT			
SUPPLY											
I <sub>SD</sub>	Shutdown current into VIN		V <sub>I</sub> = 3.8 V, V <sub>(EN)</sub> = 0 V		T <sub>J</sub> = 25°C		0.5	0.9	μA		
I <sub>Q</sub>	Quiescent current into VIN		V <sub>I</sub> = 2.2 V, V <sub>O</sub> = 3.3 V, V <sub>(EN)</sub> = 2.2 V, no switching				0.15	6.1	μA		
I <sub>Q</sub>	Quiescent current into VOUT		V <sub>I</sub> = 2.2 V, V <sub>O</sub> = 3.3 V, V <sub>(EN)</sub> = 2.2 V, no switching				8		μA		
V <sub>IT+</sub>	Positive-going UVLO threshold voltage						1.5	1.55	1.599	V	
V <sub>IT-</sub>	Negative-going UVLO threshold voltage		During start-up				1.4	1.45	1.499	V	
V <sub>hys</sub>	UVLO threshold voltage hysteresis						99			mV	
V <sub>I(POR)T+</sub>	Positive-going POR threshold voltage		maximum of V <sub>I</sub> or V <sub>O</sub>				1.25	1.45	1.65	V	
V <sub>I(POR)T-</sub>	Negative-going POR threshold voltage						1.22	1.43	1.6	V	
I/O SIGNALS											
V <sub>T+</sub>	Positive-going threshold voltage	EN, MODE					0.77	0.98	1.2	V	
V <sub>T-</sub>	Negative-going threshold voltage	EN, MODE					0.5	0.66	0.76	V	
V <sub>hys</sub>	Hysteresis voltage	EN, MODE					300			mV	
I <sub>IH</sub>	High-level input current	EN, MODE	V <sub>(EN)</sub> = V <sub>(MODE)</sub> = 1.5 V, no pullup resistor				±0.01	±0.25		μA	
I <sub>IL</sub>	Low-level input current	EN, MODE	V <sub>(EN)</sub> = V <sub>(MODE)</sub> = 0 V,				±0.01	±0.1		μA	
	Input bias current	EN, MODE	V <sub>(EN)</sub> = 5.5 V				±0.01	±0.3		μA	
POWER SWITCH											
r <sub>DS(on)</sub>	On-state resistance	Q1	V <sub>I</sub> = 3.8 V, V <sub>O</sub> = 3.3 V, test current = 0.2 A				45			mΩ	
		Q2					50			mΩ	
		Q3					50			mΩ	
		Q4					85			mΩ	
CURRENT LIMIT											
I <sub>L(PEAK)</sub>	Switch peak current limit <sup>(1)</sup>	Q1	V <sub>O</sub> = 3.3 V	Output sourcing current		2.6	3	3.35	A		
				Output sinking current, V <sub>I</sub> = 3.3 V		-0.7	-0.55	-0.45	A		
	PFM mode entry threshold (peak) current <sup>(1)</sup>		I <sub>O</sub> falling			145			mA		
OUTPUT											
I <sub>DIS</sub>	TPSM83101 output discharge current		EN = LOW, V <sub>I</sub> = 2.2V V <sub>O</sub> = 3.3V				-67			mA	
V <sub>FB</sub>	Reference voltage on feedback pin						495	500	505	mV	
PROTECTION FEATURES											
V <sub>T+(OVP)</sub>	Positive-going OVP threshold voltage						5.55	5.75	5.95	V	
V <sub>T+(IVP)</sub>	Positive-going IVP threshold voltage						5.55	5.75	5.95	V	
T <sub>JT+</sub>	Thermal shutdown threshold temperature		T <sub>J</sub> rising				160			°C	
	Thermal shutdown hysteresis						25			°C	
TIMING PARAMETERS											
t <sub>d(EN)</sub>	Delay between a rising edge on the EN pin and the start of the output voltage ramp						0.87		1.5	ms	
t <sub>d(ramp)</sub>	Soft-start ramp time						6.42		7.55	8.68	ms
f <sub>SW</sub>	Switching frequency						1.8		2	2.2	MHz


(1) Current limit production test are performed under DC conditions. The current limit in operation is somewhat higher and depends on propagation delay and the applied external components

## 7 Detailed Description

### 7.1 Overview

The TPSM83100 and TPSM83101 are constant frequency peak current mode control buck-boost MicroSiP™ power modules. The modules use a fixed-frequency topology with approximately 2-MHz switching frequency. The modulation scheme has three clearly defined operation modes where the modules enter with defined thresholds over the full operation range of  $V_{IN}$  and  $V_{OUT}$ . The maximum output current is determined by the Q1 peak current limit which is typically 3 A and by the thermal limitation.

### 7.2 Functional Block Diagram




### 7.3 Feature Description

#### 7.3.1 Undervoltage Lockout (UVLO)

The input voltage of the VIN pin is continuously monitored if the device is not in shutdown mode. UVLO only stops or starts the module operation. The UVLO does not impact the core logic of the device. UVLO avoids a brownout of the device during device operation. In case the supply voltage on the VIN pin is lower than the negative-going threshold of UVLO, the module stops its operation. To avoid a false disturbance of the power conversion, the UVLO falling threshold logic signal is digitally de-glitched.

If the supply voltage on the VIN pin recovers to be higher than the UVLO rising threshold, the module returns to operation. In this case, the soft-start procedure restarts faster than under start-up without a pre-biased output.

### 7.3.2 Enable and Soft Start



**Figure 7-1. Typical Soft-Start Behavior**

When the input voltage is above the UVLO rising threshold and the EN pin is pulled to a voltage above 1.2 V, the TPSM83100 and TPSM83101 are enabled and start up after a short delay time,  $t_{d(EN)}$ .

The TPSM83100 and TPSM83101 have an inductor peak current clamp to limit inrush current during start-up. When the minimum current clamp ( $I_{L(lim\_SS)}$ ) is lower than the current that is necessary to follow the voltage ramp, the current automatically increases to follow the voltage ramp. The minimum current limit ensures as fast as possible soft start if the capacitance is chosen lower than what the ramp time  $t_{d(RAMP)}$  was selected for.

In a typical start-up case as shown in [Figure 7-1](#) (low output load, typical output capacitance), the minimum current clamp limits the inrush current and charges the output capacitor. The output voltage then rises faster than the reference voltage ramp (see phase A in [Figure 7-1](#)). To avoid an output overshoot, the current clamp is deactivated when the output is close to the target voltage and follows the reference voltage ramp slew value given by the voltage ramp, which is finishing the start up (see phase B in [Figure 7-1](#)). The transition from the minimum current clamp operation is sensed by using the threshold  $V_{T+(UVP)}$ . After phase B, the output voltage is well regulated to the nominal target voltage. The current waveform depends on the output load and operation mode.

### 7.3.3 Adjustable Output Voltage

The output voltage is set by an external resistor divider. The resistor divider must be connected between VOUT, FB, and GND. The feedback voltage is given by  $V_{FB}$ . The recommended low-side resistor R2 (between FB and GND) is below 100 kΩ. The high-side resistor R1 (between FB and VOUT) is calculated by [Equation 1](#).

$$R1 = R2 \times (V_{OUT} / V_{FB} - 1) \quad (1)$$

The typical  $V_{FB}$  voltage is 0.5 V.

### 7.3.4 Mode Selection (PFM/FPWM)

The mode pin is a digital input to enable PFM/FPWM.

When the MODE pin is connected to logic low, the device works in auto PFM mode. The device features a power save mode to maintain the highest efficiency over the full operating output current range. PFM automatically changes the converter operation from CCM to pulse frequency modulation.

When the MODE pin is connected to logic high, the device works in forced PWM mode, regardless of the output current, to achieve minimum output ripple.

### 7.3.5 Output Discharge

TPSM83101 provides an active pull down current(67mA typ) to quickly discharge output when the EN is logic low. With this function, the VOUT is connected to ground through internal circuitry, preventing the output from “floating” or entering into an undetermined state. The output discharge function makes the power on and off sequencing smooth. Pay attention to the output discharge function if use this device in applications such as power multiplexing, because the output discharge circuitry creates a constant current path between the multiplexer output and the ground.

### 7.3.6 Reverse Current Operation

The device can support reverse current operation (the current flows from VOUT pin to VIN pin) in FPWM mode. If the output feedback voltage on the FB pin is higher than the reference voltage, the module regulation forces a current into the input capacitor. The reverse current operation is independent of the  $V_{IN}$  voltage or  $V_{OUT}$  voltage ratio, hence it is possible on all device operation modes boost, buck, or buck-boost.

### 7.3.7 Protection Features

The following sections describe the protection features of the device.

#### 7.3.7.1 Input Overvoltage Protection

The TPSM83100 and TPSM83101 have input overvoltage protection which avoids any damage to the device in case the current flows from the output to the input and the input source cannot sink current (for example, a diode in the supply path).

If forced PWM mode is active, the current can go negative until it reaches the sink current limit. Once the input voltage threshold,  $V_{T+(IVP)}$ , is reached on the VIN pin, the protection disables forced PWM mode and only allows current to flow from VIN to VOUT. After the input voltage drops under the input voltage protection threshold, forced PWM mode can be activated again.


#### 7.3.7.2 Output Overvoltage Protection

The TPSM83100 and TPSM83101 have the output overvoltage protection which avoids any damage to the device in case the external feedback pin is not working properly.

When the output voltage threshold  $V_{T+(OVP)}$  is reached at the VOUT pin, the protection disables the module power stage and makes the switching nodes high impedance.

#### 7.3.7.3 Short Circuit Protection

The device features peak current limit performance at short circuit protection. [Figure 7-2](#) shows a typical device behavior of an short/overload event of the short circuit protection.



**Figure 7-2. Typical Device Behavior During Short Circuit Protection**


#### 7.3.7.4 Thermal Shutdown

To avoid thermal damage of the device, the temperature of the die is monitored. The device stops operation once the sensed temperature rises over the typical thermal threshold 160 °C. After the temperature drops below the typical thermal shutdown hysteresis 25 °C, the module returns to normal operation.



## 7.4 Device Functional Modes

The device has two functional modes: off and on. The device enters the on mode when the voltage on the VIN pin is higher than the UVLO threshold and a high logic level is applied to the EN pin. The device enters the off mode when the voltage on the VIN pin is lower than the UVLO threshold or a low logic level is applied to the EN pin.



**Figure 7-3. Device Functional Modes**

## 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The TPSM83100 and TPSM83101 are high-efficiency, low-quiescent current, buck-boost modules. The devices are suitable for applications needing a regulated output voltage from an input supply that can be higher or lower than the output voltage.

### 8.2 Typical Application




Figure 8-1. 3.3- $V_{OUT}$  Typical Application

#### 8.2.1 Design Requirements

The design parameters are listed in [Table 8-1](#).

Table 8-1. Design Parameters

PARAMETERS	VALUES
Input voltage	2.7V to 4.3V
Output voltage	3.3V
Output current	1.5A

#### 8.2.2 Detailed Design Procedure

The first step is the selection of the output filter components. To simplify this process, Recommended Operating Conditions outlines minimum and maximum values for capacitance. Pay attention to the tolerance and derating when selecting nominal capacitance.

### 8.2.2.1 Output Capacitor Selection

For the output capacitor, use small ceramic capacitors placed as close as possible to the VOUT and PGND pins of the module. The recommended total nominal output capacitor value is 47 µF. If, for any reason, the application requires the use of large capacitors that cannot be placed close to the module, use a smaller ceramic capacitor in parallel to the large capacitor, and place the small capacitor as close as possible to the VOUT and PGND pins of the module.

It is important that the effective capacitance is given according to the recommended value in Recommended Operating Conditions. In general, consider DC bias effects resulting in less effective capacitance. The choice of the output capacitance is mainly a tradeoff between size and transient behavior as higher capacitance reduces transient response over/undershoot and increases transient response time. Possible output capacitors are listed in [Table 8-2](#).

**Table 8-2. List of Recommended Capacitors**

CAPACITOR VALUE [µF]	VOLTAGE RATING [V]	ESR [mΩ]	PART NUMBER	MANUFACTURER <sup>(1)</sup>	SIZE (METRIC)
47	6.3	10	GRM219R60J476ME44	Murata	0805 (2012)
47	10	40	CL10A476MQ8QRN	Semco	0603 (1608)

(1) See the [Section 9.1.1](#).

### 8.2.2.2 Input Capacitor Selection

A 22-µF input capacitor is recommended to improve line transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and PGND pins of the module is recommended. This capacitance can be increased without limit. If the input supply is located more than a few inches from the TPSM83100, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47 µF is a typical choice.

**Table 8-3. List of Recommended Capacitors**

CAPACITOR VALUE [µF]	VOLTAGE RATING [V]	ESR [mΩ]	PART NUMBER	MANUFACTURER <sup>(1)</sup>	SIZE (METRIC)
22	6.3	43	GRM187R61A226ME15	Murata	0603 (1608)
10	10	40	GRM188R61A106ME69	Murata	0603 (1608)

(1) See the [Section 9.1.1](#).

### 8.2.2.3 Setting the Output Voltage

The output voltage is set by an external resistor divider. The resistor divider must be connected between VOUT, FB, and GND. The feedback voltage is 500 mV nominal.

Keep the low-side resistor R2 (between FB and GND) below 100 kΩ. The high-side resistor (between FB and VOUT) R1 is calculated with [Equation 2](#).


$$R1 = R2 \times \left( \frac{V_{OUT}}{V_{FB}} - 1 \right) \quad (2)$$

where  $V_{FB} = 500 \text{ mV}$ .


**Table 8-4. Resistor Selection For Typical Output Voltages**

V <sub>OUT</sub>	R1	R2
2.5 V	365 K	91 K
3.3 V	511 K	91 K
3.6 V	562 K	91 K
5.0 V	806 K	91 K


### 8.2.3 Application Curves




**Figure 8-2. Safe Operating Area Based on Thermal Limitation**




**Figure 8-3. Efficiency vs Output Current (FPWM)**




**Figure 8-4. Load Regulation (FPWM)**




**Figure 8-5. Efficiency vs Input Voltage (PFM)**



**Figure 8-6. Load Regulation (PFM)**




**Figure 8-7. Steady State Waveforms, Boost Operation with 1A Load**




$V_{IN} = 3.3V$ ,  $V_{OUT} = 3.3V$   $I_{OUT} = 1A$ , MODE = Low

**Figure 8-8. Steady State Waveforms, Buck-Boost with 1A Load**




$V_{IN} = 4.3V$ ,  $V_{OUT} = 3.3V$   $I_{OUT} = 1A$ , MODE = Low

**Figure 8-9. Steady State Waveforms, Buck Operation with 1A Load**




$V_{IN} = 3.6V$ ,  $V_{OUT} = 3.3V$   $I_{OUT} = 1mA$ , MODE = Low

**Figure 8-10. Steady State Waveforms, with 1mA Load**




$V_{IN} = 3.6V$ ,  $V_{OUT} = 3.3V$   $R_{load} = 4\Omega$ , MODE = Low

**Figure 8-11. Start-Up by EN**









$V_{IN} = 3.6V$ ,  $V_{OUT} = 3.3V$   $R_{load} = 4\Omega$ , MODE = Low


**Figure 8-12. Shutdown by EN**



$V_{IN} = 2.7V$ ,  $V_{OUT} = 3.3V$   $I_{OUT} = 100mA$  to  $1A$  with  $20\mu s$  slew rate


**Figure 8-13. Load Transient at 2.7V Input Voltage**


 $V_{IN} = 2.7V$ ,  $V_{OUT} = 3.3V$   $I_{OUT} = 100mA$  to 1A sweep
**Figure 8-14. Load Sweep at 2.7V Input Voltage**
 $V_{IN} = 3.6V$ ,  $V_{OUT} = 3.3V$   $I_{OUT} = 100mA$  to 1A with 20μs  
slew rate
**Figure 8-15. Load Transient at 3.6V Input Voltage**
 $V_{IN} = 3.6V$ ,  $V_{OUT} = 3.3V$   $I_{OUT} = 100mA$  to 1A sweep
**Figure 8-16. Load Sweep at 3.6V Input Voltage**
 $V_{IN} = 4.3V$ ,  $V_{OUT} = 3.3V$   $I_{OUT} = 100mA$  to 1A with 20μs  
slew rate
**Figure 8-17. Load Transient at 4.3V Input Voltage**
 $V_{IN} = 4.3V$ ,  $V_{OUT} = 3.3V$   $I_{OUT} = 100mA$  to 1A sweep
**Figure 8-18. Load Sweep at 4.3V Input Voltage**
 $V_{IN} = 2.7V$  to 4.3V with 20μs  
slew rate,  $V_{OUT} = 3.3V$   $I_{OUT} = 1A$ 
**Figure 8-19. Line Transient at 1A Load Current**



$V_{IN} = 2.7V$  to  $4.3V$  sweep,  $I_{OUT} = 1A$   
 $V_{OUT} = 3.3V$

**Figure 8-20. Line Sweep at 1A Load Current**



$V_{IN} = 3.6V$ ,  $V_{OUT} = 3.3V$   $I_{OUT} = 1A$ , FPWM

**Figure 8-21. Output Short Protection (Entry)**

**Table 8-5. Components for Application Characteristic Curves for  $V_{OUT} = 3.3V$**

REFERENCE	DESCRIPTION <sup>(2)</sup>	PART NUMBER	MANUFACTURER <sup>(1)</sup>
U1	High Power Density 1.5A Buck-Boost module	TPSM83100	Texas Instruments
C1	22µF, 0603, Ceramic Capacitor, ±20%, 6.3V	GRM187R61A226ME15	Murata
C2	47µF, 0805, Ceramic Capacitor, ±20%, 6.3V	GRM219R60J476ME44	Murata
R1	511kΩ, 0603 Resistor, 1%, 100mW	Standard	Standard
R2	91kΩ, 0603 Resistor, 1%, 100mW	Standard	Standard

(1) See the Third Party Products Disclaimer.

(2) For other output voltages, refer to Resistor Selection for Typical Output Voltages for resistor values.

### 8.3 Power Supply Recommendations

The TPSM83100 and TPSM83101 have no special requirements for its input power supply. The input power supply output current needs to be rated according to the supply voltage, output voltage, and output current.

### 8.4 Layout

#### 8.4.1 Layout Guidelines

The PCB layout is an important step to maintain the high performance of the TPSM83100 device.

- Place input and output capacitors as close as possible to the module. Traces need to be kept short. Route wide and direct traces to the input and output capacitors results in low trace resistance and low parasitic inductance.

#### 8.4.2 Layout Example




Figure 8-22. Layout Example



## 9 Device and Documentation Support

### 9.1 Device Support

#### 9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 9.1.2 Development Support

##### 9.1.2.1 Custom Design with WEBENCH Tools

[Click here](#) to create a custom design using the TPSM83100 and TPSM83101 devices with the WEBENCH® Power Designer.

1. Start by entering your  $V_{IN}$ ,  $V_{OUT}$  and  $I_{OUT}$  requirements.
2. Optimize your design for key parameters like efficiency, footprint or cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
4. In most cases, you can:
  - Run electrical simulations to see important waveforms and circuit performance,
  - Run thermal simulations to understand the thermal performance of your board,
  - Export your customized schematic and layout into popular CAD formats,
  - Print PDF reports for the design, and share your design with colleagues.
5. Get more information about WEBENCH tools at [www.ti.com/webench](http://www.ti.com/webench).

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.3 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 9.4 Trademarks

MicroSiP™ and TI E2E™ are trademarks of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.6 Glossary

#### [TI Glossary](#)

This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

---

**Changes from Revision A (June 2023) to Revision B (Jan 2025)****Page**

- Removed preview note from TPSM83101.....[3](#)
- 

**Changes from Revision \* (March 2023) to Revision A (June 2023)****Page**


- Changed document status from Advance Information to Production Data.....[1](#)
-

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**SIU0008A****PACKAGE OUTLINE****MicroSiP™ - 1.2 mm max height**

MICRO SYSTEM IN PACKAGE

**NOTES:**

MicroSiP is a trademark of Texas Instruments


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Pick and place nozzle  $\varnothing$  0.33 mm or smaller recommended.

## EXAMPLE BOARD LAYOUT

**SIU0008A**

**MicroSiP™ - 1.2 mm max height**

MICRO SYSTEM IN PACKAGE



NOTES: (continued)


4. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).

## EXAMPLE STENCIL DESIGN

**SIU0008A**

**MicroSiP™ - 1.2 mm max height**

## MICRO SYSTEM IN PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:30X

4228988/A 08/2022

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPSM83100SIUR</a>	Active	Production	uSiP (SIU)   8	3000   LARGE T&R	Yes	ENEPIG	Level-2-260C-1 YEAR	-40 to 125	31NL TPSM8310X
TPSM83100SIUR.A	Active	Production	uSiP (SIU)   8	3000   LARGE T&R	Yes	ENEPIG	Level-2-260C-1 YEAR	-40 to 125	31NL TPSM8310X
TPSM83100SIUR.B	Active	Production	uSiP (SIU)   8	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
<a href="#">TPSM83101SIUR</a>	Active	Production	uSiP (SIU)   8	3000   LARGE T&R	Yes	ENEPIG	Level-2-260C-1 YEAR	-40 to 125	3EIL HYBM83101
TPSM83101SIUR.A	Active	Production	uSiP (SIU)   8	3000   LARGE T&R	Yes	ENEPIG	Level-2-260C-1 YEAR	-40 to 125	3EIL HYBM83101
TPSM83101SIUR.B	Active	Production	uSiP (SIU)   8	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSM83100SIUR	uSiP	SIU	8	3000	330.0	12.4	2.3	2.9	1.35	8.0	12.0	Q1
TPSM83101SIUR	uSiP	SIU	8	3000	330.0	12.4	2.3	2.9	1.35	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPSM83100SIUR	uSiP	SIU	8	3000	383.0	353.0	58.0
TPSM83101SIUR	uSiP	SIU	8	3000	383.0	353.0	58.0

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated